WHAT IS CLAIMED IS:

- 1. A computer system, comprising:
- a non-cached multi-ported memory;

a central processing unit coupled to the multi-ported memory;

- a peripheral device coupled to the multi-ported memory;
- the central processing unit and the peripheral device
- 7 being configured to access the multi-ported memory
- being configur

 number of the series of the

1

- 2. The system of claim 1, further comprising an operating system executing on the central processing unit, wherein the operating system is configured such that accesses to the multi-ported memory are not cached.
- 3. The system of claim 1, wherein the multi-ported
 memory is dual-ported.
- 1 4. The system of claim 1, wherein the multi-ported 2 memory is embedded within a memory controller.
- 5. The system of claim 4, wherein the multi-ported
- 2 memory and memory controller are integrated into a single
- 3 chip.

3

1

6. The system of claim 1, wherein the multi-ported memory is static random access memory or dynamic random access memory.

7 2 3

- 7. The system of claim 1, wherein the multi-ported memory stores reservation bits mapped to blocks of general-purpose memory in the multi-ported memory.
- 8. The system of claim 1, wherein virtual addresses within multi-ported memory are mapped to physical addresses with smart addressing.
- 9. The system of claim 1, wherein the coupling of the peripheral device to the memory controller includes an input/output bus.
- 10. A method comprising:
- making, from a peripheral device, a data access to memory in a computer;

making, from the peripheral device, a status access to memory in the computer;

6 routing the data access to a first memory in the 7 computer; and

routing the status access to a second memory in the computer.

The method of claim 10, wherein the first memory 11. comprises main memory.

2

The method of claim 10, wherein the second memory 12. comprises memory included in a memory controller.

The method of claim 10, wherein the second memory is 13. dual-ported.

An article comprising a computer-readable medium which stores computer-executable instructions for memory accessing, the instructions causing a machine to:

make, from a peripheral device, a data access to memory in a computer;

8

make, from the peripheral device, a status access to

memory in the computer; 7

route the data access to a first memory in the computer;

and 9

route the status access to a second memory in the 10

computer. 11

7 2 2

- 15. The article of claim 14, wherein the computer includes an input/output controller.
- 1 16. The article of claim 14, wherein the first memory
- comprises main memory.
- 1 17. The article of dlaim 14, wherein the second memory comprises memory included in a memory controller.
 - 18. The product of claim 14, wherein the second memory is dual-ported.
 - 19. A method comprising:

making, from a central processing unit, a data access to memory in a computer;

- making, from a peripheral device, a control access to
- 5 memory in the computer;
- 6 routing the data access to a first memory in the
- 7 computer; and
- 8 routing the control access to a second memory in the
- 9 computer.
 - 20. The method of claim 19, wherein the first memory comprises main memory.



sub 1 A92 21. The method of claim 19, wherein the second memory comprises memory included in a memory controller.

(376)

22. The method of claim 19, wherein the second memory is dual-ported.

1 Su 3 A 4

> 0 10 7

4 8

10

11

23. An article comprising a computer-readable medium which stores computer-executable instructions for memory accessing, the instructions causing a machine to:

make, from a central processing unit, a data access to memory in a computer;

make, from the central processing unit, a control access to memory in the computer;

route the data access to a first memory in the computer;

and

route the control access to a second memory in the computer.

2

- 24. The article of claim 23, wherein the first memory comprises main memory.
- 25. The article of claim 23, wherein the second memory comprises memory included in a memory controller.



26. The article of dlaim 23, wherein the second memory
is dual-ported.

27. An integrated circuit comprising:

a memory controller including at least two electrical ports for coupling to communication channels; and multi-ported memory communicatively coupled to each port.

28. The integrated circuit of claim 27, wherein the multi-ported memory is dual-ported.

29. The integrated circuit of claim 27, wherein the multi-ported memory is static random access memory or dynamic random access memory.

30. The integrated circuit of claim 27, wherein the multi-ported memory stores reservation bits mapped to blocks of general-purpose memory in the multi-ported memory.

13 / wol/